# Frank Qiu

🗘 frankq1024 🛅 tianyuan-qiu 🖀 frankq1024.github.io

# **OBJECTIVE**

Seeking an internship where I can leverage my expertise in systems, networking, and machine learning. I enjoy taking a bottom-up approach, from low level architecture and operating system all the way to the upper layer applications linke machine learning. Currently, I'm working on a networking system that enhances ML training through just-in-time gradient compression via packet trimming.

## **EDUCATION**

**Purdue University** Ph.D. in Electrical and Computer Engineering, advised by <u>Prof. Xiaoqi Chen</u>

Shanghai Jiao Tong University B.E. in Computer Science and Technology (Zhiyuan Honors Program), ACM Class September 2024 – West Lafayette, Indiana, US September 2020 – June 2024 Shanghai, China

### SKILLS

**Engineering:** Exceptional code style, document writing, and version control. Proficient in both Windows and Linux environments. Experienced with industry toolchains and documentation (*Vivado*).

**Programming:** Proficient in algorithm, data structure, modern programming language features (*e.g. C/C++, Rust, Python, Java*), HDL (*Verilog*), database (*MongoDB*), utility programs (*e.g. MATLAB, Visual Basic, Unity, Processing*).

Administration: Served as the class representative and public relation officer of Zhiyuan honors college student union.

# **EXPERIENCE**

#### Distributed Systems Laboratory, University of Pennsylvania

Research Assistant, advised by Prof. Vincent Liu

- Investigated co-design of the FPGA-based SmartNIC and the host networking stack.
- Leverage idle PCIe transactional bandwidth to mitigate host congestion.
- Optimize tail latencies for high-level applications.

#### BCMI Laboratory, Shanghai Jiao Tong University

Research Assistant, advised by Prof. Li Niu

- Proposed a deep learning network of image harmonization guided by reflectance.
- Designed a diverse reflectance generation network to predict a variety of plausible foreground reflectances.
- Enabled multiple plausible image harmonization results using the outputs from the generation network.

#### Zhiyuan College, Shanghai Jiao Tong University

Teaching Assistant for lectures, design & grading of homeworks, projects, exams

- CS1953 Programming, Fall 2021
- CS1952 Programming Practice, Summer 2022

# SELECTED COURSE PROJECTS

#### **RISC-V Out-of-Order Execution CPU** | CPU, FPGA, Verilog, RISC-V

• Designed an FPGA circuit of a RISC-V (RV32I instruction set) out-of-order execution CPU of Tomasulo algorithm, written in Verilog, tested on AX7035 board.

CJ Compiler | Compiler, LLVM IR, RISC-V, Java

• Engineered a compiler that compiles a C-and-Java-like language Mx\* to LLVM Intermediate Representation and RISC-V assembly (RV32M instruction set), written in Java.

# AWARDS

July 2022 – July 2023

Philadelphia, Pennsylvania, US

August 2023 - December 2023

# September 2021 – June 2023

Shanghai, China

Shanghai, China

- CS2951 Computer Architecture, Fall 2022
- CS2952 Operating System, Spring 2023